Application/Control No. O9/715,973 Applicant(s)/Patent Under Réexamination ANNAPRAGADA, RAO V. Examiner Lourdes C. Cruz Applicant(s)/Patent Under Réexamination ANNAPRAGADA, RAO V. Page 1 of 1

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--------------------------------------------------|-----------------|------|----------------|
| | Α | US- | | | - |
| | В | US- | | | |
| | С | US- | | | |
| | D | US- | | | |
| | Е | US- | | | |
| | F | US- | | | · |
| | G | US- | | | |
| | Н | US- | | | |
| | 1 | US- | | | |
| | J | US- | | | |
| | к | US- | | | |
| | L | US- | | | |
| | М | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--------------------------------------------------|-----------------|---------|------|----------------|
| | N | | | | | |
| | 0 | - | | | | |
| | Р | | | | | |
| | α | | | | | |
| | R | | | | | |
| | S | | | | | |
| | Т | | | | | |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|-------------------------------------------------------------------------------------------------------------|
| | U | Wolf, Stnaley, Silicon Processing for the VLSI Era 1990, Lattice Press, Vol. 2: Process Integration, p. 278 |
| | V | |
| | w | |
| | × | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.